


# IM3 (Jolie) Discrete 256M & UMA Block Diagram VER : 3A







INDEX

Page#	Description
1	Block Diagram
2	Front Page
3-4	Penryn (CPU)
5-14	MCP79 (NB+SB+CKG)
15-16	DDRIII SO-DIMM(204P)
17-25	VGA (NB9M)
26	LCD CONN
27	CRT CONN
28	DeMux SW (SN75DP122)
29	HDMI & DP CONN
30	USB & eSATA & TV
31	HDD & ODD (SATA)
32	MINI-CARD (WLAN)
33	MINI-CARD (WPAN,WWAN)
34	Express Card
35	FAN & Thermal
36	SIO (ITE8512)
37	Flash ROM/ RTC/ CIR
38	KB/ CCD/ User Interface
39	LED
40-41	Card Reader & 1394
42-43	Audio CODEC(92HD73C)/ AMP/ Jack/ Subwoofer
45-46	LAN PHY (B5071)/ RJ45/ Transformer
47	System Reset Circuit
48	CHARGER (MAX8731)
49	CPU Core (ISL6266)
50	MCP79 CORE/ 1.05V (MAX17007)
51	DDR 1.5V/ 1.1V (TPS51116)
52	SYS 5V/ 3V(MAX17020)
53	NB9 Core (MAX8632)
54	GRAM_1.8V (TPS51117)
55	DCIN,Batt
56	RUN POWER SW
57	Debug Port (Mini PCI)
58	PAD & SCREW

Power States

Power Rail	Control Signal	S0	S3	S4	S5	G3
+PWR_SRC	N/A	V	V	V	V	
+0.75V_DDR_VTT	RUN_ON	V				
+1.05V_VCCP	CPUVDD_EN	V				
+1.1V_GFX	+3.3V_NB9X	V				
+1.1V_GFX_PCIE	MXM_PWR_EN	V				
+1.1V_RMGT	SLP_RMGT#	V	V			
+1.1V_RUN	RUN_ON	V				
+1.1V_SUS	+3.3V_SUS	V	V			
+1.5V_RUN	RUN_ON	V				
+1.5V_DDR	SIO_SLP_S5#	V	V			
+1.8V_FBVDDQ	NB9_CORE_PWRGD	V				
+1.8V_RUN	RUN_ON	V				
+15V_ALW	+5V_ALW	V	V			
+3.3V_ALW	+5V_ALW2	V	V	V	V	
+3.3V_NB9X	MXM_PWR_EN	V				
+3.3V_RMGT	SLP_RMGT#	V	V			
+3.3V_RUN	RUN_ON	V				
+3.3V_SUS	SUS_ON	V	V			
+5V_ALW	5V_ALW_ON	V	V			
+5V_ALW2	+PWR_SRC	V	V	V	V	
+5V_HDD	HDDC_EN	V				
+5V_MOD	MODC_EN	V				
+5V_RUN	RUN_ON	V				
+GFX_PWR_SRC	RUN_ON	V				
+LCDVCC	EN_LCDVCC	V				
+MCP_CORE	RUN_ON	V				
+NB9_CORE	+3.3V_NB9X	V				
+RTC_CELL	N/A	V	V	V	V	V
+VCC_CORE	1.05V_VCCP_PWRGD	V				
+USB_RIGHT_PWR	USB_SIDE_EN#	V	V			
+USB_LEFT_PWR	USB_BACK_EN#	V	V			


 <b>QUANTA COMPUTER</b>		
Title Index & Power Status		
Size	Document Number IM3 (XPS-Jolie)	Rev 2A
Date:	Friday, September 05, 2008	Sheet 2 of 59




```
|1022_Michael:Add R355  
|for voltage low issue
```

**0823\_Michael:Follow RM2 to change CPU THERMTRIP circuit**

ITP disable guidelines			
Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 5%	VTT	Within 2.0" of the ITP
TRST#	680 ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 5%	GND	Within 2.0" of the ITP
TDO	Open	VTT	Within 2.0" of the ITP
ITP_EN	R268 Depop	+3VRUN	Close to CK410M Pin8



Place C close to the CPU\_TEST4 pin. Make sure CPU\_TEST4 routing is reference to GND and away from other noisy signal.







Comp0,2 connect with  $Z_o=27.4\text{ohm}$ , Comp1,3 connect with  $Z_o=55\text{ohm}$ , make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.




Title	Penryn Processor (HOST BUS)
-------	-----------------------------

Size	Document Number IM3 (XPS-Jolie)	Rev 2A
Date:	Thursday, October 23, 2008	Sheet 3 of 59









17 PCIE\_MRX\_GTX\_P[0..15]  
17 PCIE\_MRX\_GTX\_N[0..15]

**PCIE Layout Notice:**  
**MCP79 BGA Breakout (<27ps):**  
Route at 50 ohm impedance and 1.5x dielectric height spacing.  
**After Breakout:**  
Route at 50 Signal end and 90 ohm differential.  
Inter-pair spacing 4x (Microstrip) dielectric height spacing 3x (Stripline) dielectric height spacing.

0605\_Michael:Remove 0ohm  
R185 on MXM\_ON#  
R433,R435,168 pull-down to GND  
R177 on PE\_RESET\_MXM#  
R458 on PCIE\_WAKE#


+3.3V\_SUS  
R211 100K\_UMA  
MXM\_PRESENT#  
R210 1K\_DIS  
0314\_Change MXM\_PRESENT# pull down RES (R210) from 100k to 1k ohm base on NV suggestion

**Express Card**  
34 CARD\_CLK\_REQ#  
34,36 EXPRCRD\_PWREN#  
**WLAN**  
32 MINI1CLK\_REQ#  
**UWB/BT**  
33 MINI2CLK\_REQ#  
**WWAN**  
33 MINI3CLK\_REQ#  
17 PE\_RESET\_MXM#

**Express Card**  
34 PCIE\_RX0\_P  
34 PCIE\_RX0\_N  
**WLAN**  
32 PCIE\_RX1\_P  
32 PCIE\_RX1\_N  
**UWB/BT**  
33 PCIE\_RX2\_P  
33 PCIE\_RX2\_N  
**WWAN**  
33 PCIE\_RX3\_P  
33 PCIE\_RX3\_N

482mA with RUN rail  
0312-Sun\_Change footprint to normal short type "short40x18"  
1 x 2.2uF X5R ceramic  
2 x 1uF X7R ceramic  
2 x 0.1uF X7R ceramic

82mA with RUN rail  
1 x ferrite bead  
1 x 4.7uF X5R ceramic  
1 x 2.2uF X7R ceramic



PCIE\_MRX\_GTX\_P0 E7  
PCIE\_MRX\_GTX\_N0 E7  
PCIE\_MRX\_GTX\_P1 D7  
PCIE\_MRX\_GTX\_N1 D7  
PCIE\_MRX\_GTX\_P2 E6  
PCIE\_MRX\_GTX\_N2 E6  
PCIE\_MRX\_GTX\_P3 E5  
PCIE\_MRX\_GTX\_N3 E5  
PCIE\_MRX\_GTX\_P4 E4  
PCIE\_MRX\_GTX\_N4 E4  
PCIE\_MRX\_GTX\_P5 C3  
PCIE\_MRX\_GTX\_N5 C3  
PCIE\_MRX\_GTX\_P6 Q5  
PCIE\_MRX\_GTX\_N6 Q5  
PCIE\_MRX\_GTX\_P7 H5  
PCIE\_MRX\_GTX\_N7 H5  
PCIE\_MRX\_GTX\_P8 J5  
PCIE\_MRX\_GTX\_N8 J5  
PCIE\_MRX\_GTX\_P9 L11  
PCIE\_MRX\_GTX\_N9 L11  
PCIE\_MRX\_GTX\_P10 L9  
PCIE\_MRX\_GTX\_N10 L9  
PCIE\_MRX\_GTX\_P11 L7  
PCIE\_MRX\_GTX\_N11 L7  
PCIE\_MRX\_GTX\_P12 N11  
PCIE\_MRX\_GTX\_N12 N11  
PCIE\_MRX\_GTX\_P13 N9  
PCIE\_MRX\_GTX\_N13 N9  
PCIE\_MRX\_GTX\_P14 N7  
PCIE\_MRX\_GTX\_N14 N7  
PCIE\_MRX\_GTX\_P15 N5  
PCIE\_MRX\_GTX\_N15 N5

PCIE

U21E MCP79\_MOBILE\_BGA1437 SOCKET

SEC 5 OF 11

PCIE\_MTX\_GRX\_P0 C5  
PCIE\_MTX\_GRX\_N0 C5  
PCIE\_MTX\_GRX\_P1 C4  
PCIE\_MTX\_GRX\_N1 C4  
PCIE\_MTX\_GRX\_P2 A4  
PCIE\_MTX\_GRX\_N2 A4  
PCIE\_MTX\_GRX\_P3 B3  
PCIE\_MTX\_GRX\_N3 B3  
PCIE\_MTX\_GRX\_P4 B2  
PCIE\_MTX\_GRX\_N4 B2  
PCIE\_MTX\_GRX\_P5 D1  
PCIE\_MTX\_GRX\_N5 D1  
PCIE\_MTX\_GRX\_P6 D2  
PCIE\_MTX\_GRX\_N6 D2  
PCIE\_MTX\_GRX\_P7 E1  
PCIE\_MTX\_GRX\_N7 E1  
PCIE\_MTX\_GRX\_P8 F2  
PCIE\_MTX\_GRX\_N8 F2  
PCIE\_MTX\_GRX\_P9 G3  
PCIE\_MTX\_GRX\_N9 G3  
PCIE\_MTX\_GRX\_P10 H4  
PCIE\_MTX\_GRX\_N10 H4  
PCIE\_MTX\_GRX\_P11 J1  
PCIE\_MTX\_GRX\_N11 J1  
PCIE\_MTX\_GRX\_P12 J2  
PCIE\_MTX\_GRX\_N12 J2  
PCIE\_MTX\_GRX\_P13 J3  
PCIE\_MTX\_GRX\_N13 J3  
PCIE\_MTX\_GRX\_P14 K2  
PCIE\_MTX\_GRX\_N14 K2  
PCIE\_MTX\_GRX\_P15 K3  
PCIE\_MTX\_GRX\_N15 K3

PCIE\_MTX\_GRX\_P[0..15] 17  
PCIE\_MTX\_GRX\_N[0..15] 17

PE0\_REFCLK\_P E11  
PE0\_REFCLK\_N D11  
PE1\_REFCLK\_P G11  
PE1\_REFCLK\_N F11  
PE2\_REFCLK\_P J11  
PE2\_REFCLK\_N J10  
PE3\_REFCLK\_P G13  
PE3\_REFCLK\_N F13  
PE4\_REFCLK\_P J13  
PE4\_REFCLK\_N H13  
PE5\_REFCLK\_P L14  
PE5\_REFCLK\_N K14  
PE6\_REFCLK\_P N14  
PE6\_REFCLK\_N M14  
PE\_RST0# K11  
PE\_RESET# C

0605\_Michael:Remove Test pad  
T21,T22,T28,T30


PCIE\_TX0\_P D8  
PCIE\_TX0\_N C8  
PCIE\_TX1\_P B8  
PCIE\_TX1\_N A8  
PCIE\_TX2\_P A7  
PCIE\_TX2\_N B7  
PCIE\_TX3\_P B6  
PCIE\_TX3\_N C6

+AVDD0\_PEX Y12  
+AVDD0\_PEX AA12  
+AVDD0\_PEX AB12  
+AVDD0\_PEX M12  
+AVDD0\_PEX P12  
+AVDD0\_PEX R12  
+AVDD0\_PEX N12  
+AVDD0\_PEX T12  
+AVDD0\_PEX U12  
+AVDD0\_PEX AC12  
+AVDD0\_PEX AD12  
+AVDD0\_PEX V12  
+AVDD0\_PEX W12  
+AVDD1\_PEX M13  
+AVDD1\_PEX N13  
+AVDD1\_PEX P13


1304mA with RUN rail  
1x ferrite bead  
1x 10uF  
1 x 2.2uF X5R ceramic  
2 x 1uF X5R ceramic  
2 x 0.1uF X7R ceramic


0918\_Michael:Follow NV checklist  
change value from 4.7u to 2.2u


pad-s1  
1221-Sun\_Add dummy part for +AVDD\_PEX



Title			MCP79 (PCIE)
Size	Document Number	Rev	2A
	IM3 (XPS-Jolie)		
Date:	Saturday, September 20, 2008	Sheet	8 of 59








Title			MCP79 (SATA,USB)		
Size	Document Number IM3 (XPS-Jolie)				Rev 2A
Date:	Monday, October 20, 2008		Sheet	11	of 59




1 x 10uF ceramic  
2 x 2.2uF X5R ceramic  
3 x 1uF X5R ceramic  
3 x 0.22uF X5R ceramic  
12 x 0.1uF X7R ceramic

17.756A with RUN rail for S0  
2850mA for S0 Idle




0918\_Michael:Follow NV checklist  
change value from 10U to 2.2U


POWER



These are for  
backdrive issue.



+RTC\_CELL




0.06mA with ALW rail for S0  
2 x 4.7uF X5R ceramic

0229-Sun\_Add C713 with 0.1U on +VBAT of MCP79

0829\_Michael:Follow NV new DG add C509 on +RTC\_CELL of MCP79

+VTT\_CPU  
1139mA for ALW rail  
+VTT\_CPUCLK  
43mA for ALW rail

1 x 10uF ceramic  
1 x 2.2uF X5R ceramic  
3 x 0.1uF X7R ceramic



0918\_Michael:Follow NV checklist  
change value from 10U to 2.2U

+3.3V\_RUN\_MCP  
450mA with RUN rail

1 x 4.7uF X5R ceramic  
4 x 0.1uF X7R ceramic

0312-Sun\_Change footprint to  
normal short type "short40x18"

0312-Sun\_Change footprint to  
normal short type "short40x18"

+3.3V\_DUAL  
16mA with ALW rail

1 x 4.7uF X5R ceramic  
1 x 0.1uF X7R ceramic

+3.3V\_DUAL\_USB  
450mA with ALW rail



1 x 4.7uF X5R ceramic  
1 x 0.1uF X7R ceramic

+VDD\_AUXC  
105mA with ALW rail

2 x 0.1uF X7R ceramic



Title			MCP79 (POWER)
Size	Document Number	Rev	
	IM3 (XPS-Jolie)	2A	
Date:	Friday, September 19, 2008	Sheet	13 of 59





0229-Sun 1.1V\_RMGT & +3.3V\_RMGT MOSFET Vgs aren't enough issue, modify circuit reference NV CRB (Del JP11,JP12)

Change Q57 from SI2304BDS-T1-E3 to FDN357N, Q58 from SI2304BDS-T1-E3 to SI2301BDS-T1-E3 Add Q89 with 2N7002, R591 with 10K)


0825\_Michael: Change Q58 type from SI2301BDS to FDN357N and add MOS 2N7002W-7-F, R&C for +1.1V\_RMGT and +3.3V\_RMGT power low issue

Title MCP79 (GND)		
Size	Document Number IM3 (XPS-Jolie)	Rev 2A
Date: Friday, September 19, 2008	Sheet 14	of 59











GPU Driver Calibration			
Memory/PKG	FBVDDQ	FBCAL_PU_GND	FBCAL_PD_VDDQ
DDR2	1.8V	30.1	30.1
GDDR3	1.8V	30.9	44.2
GDDR3 DVS	1.8V/1.5V	30.9	44.2

**Note: Use only 1% resistors for driver calibration**

0807\_Change R361, R44  
from 4.7k to 47k for battery issue




0708\_Michael:Depop U18 circuit for  
nternal thermal monitor




```
0605_Michael: Add R56 connect
to GFX_THERM#
0904_Michael: Remove R56 and
change port type from output
to input
```


0708\_Michael:Pop R46 & R47 for  
internal thermal monitor



0701 Michael:Remove SPREAD SPECTRUM circuit



0709-Step: Change CAP Value from 18p to 22p



```

Reserve CRT for debug on
first build.
Remove all of parts except
DACA_VDD supply before QT
1020_Michael:Remove
T48,T52,T50,T53,T51,R49,C89,R89

```





Title	VGA-NB9X GB1-64 (OUTPUT)
-------	--------------------------

Size	Document Num IM3 (XPS-Jolie)
------	---------------------------------


Date: Monday, October 20, 2008

Rev  
2A







BLANK PAGE FOR PAGE  
NUMBER SAME AS DISCRETE

 QUANTA COMPUTER		
Title		
Size	Document Number IM3 (XPS-Jolie)	Rev 2A
Date:	Friday, September 05, 2008	Sheet 22 of 59


**WWW.AliSaler.Com**





BLANK PAGE FOR PAGE  
NUMBER SAME AS DISCRETE


 <b>QUANTA COMPUTER</b>		
Title		
Size	Document Number IM3 (XPS-Jolie)	Rev 2A
Date:	Friday, September 05, 2008	Sheet 24 of 59




BLANK PAGE FOR PAGE  
NUMBER SAME AS DISCRETE

 QUANTA COMPUTER		
Title		
Size	Document Number IM3 (XPS-Jolie)	Rev 2A
Date:	Friday, September 05, 2008	Sheet 25 of 59




**Shunt capacitors on LVDS for improving WWAN.**






0705-Michael:Change R169 & R171 vaule from 100K to 10K for DP SPEC


Reserve For EMI



HDMI CONNECTOR




Reserve For EMI






DISPLAY PORT CONNECTOR


0306-Sun\_Update DP footprint  
"dp-2013656-2-20p-l-v-im3" (cut 0.4mm)




Title			HDMI & DP CONN
Size	Document Number	Rev	
	IM3 (XPS-Jolie)	2A	
Date:	Monday, October 20, 2008	Sheet	29 of 59




## USB POWER SW



## USB BUS SW




0318-Sun change left USB port from port1 to port0




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.




## USB POWER SW







0111-Stanley: Change BOM from to 6.3V\_3528.

## USB CONN




Title			USB, eSATA
Size	Document Number	Rev	
	IM3 (XPS-Jolie)	2A	
Date:	Thursday, September 11, 2008	Sheet	30 of 59



### SATA HDD Connector



### SATA ODD Connector



0306-Sun\_Change to new footprint\_sata-47639-200-13p-l  
0407-Sun\_Swap pin assignment due to pin direction is reversed



Title	SATA (HDD&CD ROM)
-------	-------------------

Size	Document Number IM3 (XPS-Jolie)
------	------------------------------------


Rev  
2A

Date: Friday, September 05, 2008





Sheet 31 of 59

0616\_Michael:Change footprint


0320-Sun\_Change Mini Card WLAN Latch to Nut  
(Del CN25, add H29,H30)



0320-Sun Change FP to MIPCIEXP-1775838-1-52P




**Place caps close to connector.**





Title			
MINI-CARD (WLAN)			
Size	Document Number		Rev
	IM3 (XPS-Jolie)		2/
Date:	Thursday, October 23, 2008	Sheet	32 of 59


## MiniCard Robson, BT. UWB Connector



## MiniCard WWAN Connector




**Reserve For EMI**




**Layout Note:** R240 and R244 close to choke as possible to minimize stubs.

**Place caps close to connector.**




**Reserve For EMI**




**Layout Note:** R249 1 2 0  
R240 and R244 close to choke as possible to minimize stubs.


**Place caps close to connector.**







# Express Card







**+1.5V\_CARD Max. 650mA, Average 500mA.**  
**+3V\_CARD Max. 1300mA, Average 1000mA.**




**PCI-Express TX and RX direct to connector.**




ExpressCard		
Size	Document Number IM3 (XPS-Jolie)	Rev 2A
Date:	Friday, September 05, 2008	Sheet 34 of 59







### 16Mbit (2M Byte), SPI



### RTC BATTERY



### Consumer IR




0605\_Michael: Change CN6 from 32pin to 28pin but need to check footprint and PN

### BREATH\_PWRLED\_BOT:

Solid = System On, Normal Activity; "Breathing" = System in Standby; Off = System Off (or in Hibernation)

0420\_Michael: Add KB detect function  
1023\_Michael: Disable KB\_LED function  
depop R722 and change R723 from 200K to 0 ohm

### Power Button




### Power Button

### Speaker

### KB LED

### Touch Pad

### Media Button




0624\_Michael: Change net name from +5V\_ALW2 to +MMB\_PWR  
0704\_Michael: Swap SMBCLK2 and +MMB\_PWR for Ass'y issue

0825\_Michael: Add KB detect function  
0911\_Michael: Change pin from 16 to 8  
0918\_Michael: Return to LID\_SW#

0909\_Michael: Remove LID\_SW# and connector to GND


0411-Sun\_Reserve circuit for MMB ISSP support  
0414-Sun\_Change MOSFET control voltage level



0609\_Michael: Add MOS Q92 on +MMB\_PWR for ISSP

0701\_Michael: Remove Q91 for ISSP

### Array Microphone & Camera




GND,VCC要用最粗的电子线

0306-Sun\_Change CCD connector to 10pin


0612\_Michael: Remove CAMERA DET circuit, R64 pull-up to +3.3V\_RUN and connector to U32 pin95

### Hall Switch

0815\_Michael: Add Hall Switch circuit and MEDIA\_INT# pull-high at MB side



### KEYBOARD CONNECTOR



## Battery status

0313-Sun\_Change battery LED to Amber (3.3V drive) (Remove Q68, R462, R460)

0229-Sun\_Remove BAT\_LED controlled by LID\_SW# [Del Q69 (2N7002), Q67 (DDTA114YUA); change R462 from 220 to 10K]

0606\_Michael:Add R462 connect to CN2 on BAT1\_LED

0922\_Michael:Remove BAT1\_AMB\_LED function

0229-Sun\_Del BAT\_LED2 [Del R295,Q48,Q43 (2N7002) and Q46,Q47 (DDTA114YUA)]



0229-Sun\_Change PWRLED\_SW control same as PWRLED\_LOGO [Del U10 (TC7S204F), Q16 (2N7002)]

0904\_Michael:Add R576 and connector to PWR\_LED# from ITE8512


0618\_Michael:Follow DELL command modify circuit to change the LED behavior of Power button

1022\_Michael:Change R390 from 1K to 390ohm for LED brightness


## Power LED\_LOGO



0704\_Michael:Change CN33 pin number from 7pin to 6pin and also change type from HEADER7 to HS62\_1909782-1 for cost down




## Logo LED/B connector




0306-Sun\_Change Logo LED as BAT & PWR LED and change connector to 6pin\_HS62\_1909782-1

0314-Sun\_Add short pad on GND of Logo LED/B connector for EMI request.


## HDD Activity LED




## WLAN



## BT / UWB LED




## WWAN




Title			LED
Size	Document Number	Rev	
	IM3 (XPS-Jolie)	2A	
Date:	Wednesday, October 22, 2008	Sheet	39 of 59

Place the power caps close to the relation pins.




Please place capacitors for VCC\_ROUTx as close to R5C833 as possible.




0606\_Michael:Change footprint from 0ohm R468 to normal short type JP11 (short40x18)

Place the power caps close to the relation pins.



GBRST# should be asserted only when system power supply is on.



10 PCI\_PAR  
10 PCI\_C\_BE3#  
10 PCI\_C\_BE2#  
10 PCI\_C\_BE1#  
10 PCI\_C\_BE0#


10 PCI\_REQ0#  
10 PCI\_GNT0#  
10 PCI\_FRAME#  
10 PCI\_IRDY#  
10 PCI\_TRDY#  
10 PCI\_DEVSEL#  
10 PCI\_STOP#  
10 PCI\_PERR#  
10 PCI\_SERR#

10 PCI\_RST#  
10 CLK\_PCI\_PCCARD  
10 PCI\_PME#  
10,36 CLKRUN#


PCI AD23

GBRST#

CLK\_PCI\_PCCARD



PCI / OTHER



Memory Stick Enable  
XD Card Enable  
Serial ROM disable  
SD Card Enable  
MMC Card Enable

1394 Interrupt  
Media card Interrupt

0630\_Michael:Remove Mini PCI CN8 and circuit



0707\_Michael:Depop R561 for leakage issue



File CARDREADER FOR 8 IN 1 CONTROLLER



Size Document Number IM3 (XPS-Jolie) Rev 2A

Date: Friday, September 05, 2008 Sheet 40 of 59



Card Reader interface signal mapping


PIN	SD	MMC	MS	XD
MDIO00	SD_CD#	MMC_CD#	MS_CD#	XD_CD#
MDIO01				XD_CD1#
MDIO02	SD_WP#	MMC_PWR	MS_PWR	XD_R/B#
MDIO03	SD_PWR0	MMC_PWR	MS_PWR	XD_PWR
MDIO04	SD_PWR1	MMC_PWR	MS_PWR	XD_PWR
MDIO05	SD_LED#	MMC_LED#	MS_LED#	XD_LED#
MDIO06	SD_LED#	MMC_LED#	MS_LED#	XD_LED#
MDIO07	SD_CMD	MMC_CMD	MS_CMD	XD_CMD
MDIO08	SD_CLK	MMC_CLK	MS_CLK	XD_CLK
MDIO09	SD_D0	MMC_D0	MS_D0	XD_D0
MDIO10	SD_D1	MMC_D1	MS_D1	XD_D1
MDIO11	SD_D2	MMC_D2	MS_D2	XD_D2
MDIO12	SD_D3	MMC_D3	MS_D3	XD_D3
MDIO13	SD_D4	MMC_D4	MS_D4	XD_D4
MDIO14	SD_D5	MMC_D5	MS_D5	XD_D5
MDIO15	SD_D6	MMC_D6	MS_D6	XD_D6
MDIO16	SD_D7	MMC_D7	MS_D7	XD_D7
MDIO17				XD_ALE
MDIO18				XD_ALE
MDIO19				XD_ALE



AVCC\_PHY1  
AVCC\_PHY2  
AVCC\_PHY3  
AVCC\_PHY4


IEEE1394 / SD

MDIO17	87	XD-D7 MS-D7
MDIO16	92	XD-D6 MS-D6
MDIO15	89	XD-D5 MS-D5
MDIO14	91	XD-D4 MS-D4
MDIO13	90	SD-D3 XD-D3 MS-D3
MDIO12	93	SD-D2 XD-D2 MS-D2
MDIO11	81	SD-D1 XD-D1 MS-D1
MDIO10	82	SD-D0 XD-D0 MS-D0
MDIO05	75	XD_WP#
MDIO08	88	SD_XD_MS_CMD
MDIO19	83	XD_ALE
MDIO18	85	XD_CLE
MDIO02	78	XD_CE#
MDIO03	77	SD_WP# XDR_B#
MDIO00	80	SD_CD#
MDIO01	79	MS_INS#
MDIO09	84	SD_XD_MS_CLK
MDIO04	76	MC_PWR_CTRL_0
MDIO06	74	T44 PAD
MDIO07	73	




As possible as close to CardReader

Reserved EMI Solution




1. TPA0P/TPA0N,TPB0P/TPB0N pair trace : Same length electrically.
2. TPA0P/TPA0N,TPB0P/TPB0N pair trace : As close as possible.
3. Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).






Layout Note:

- 1). The distance between Media Card Power Switch and Media Socket should be less than 2-inches.
- 2). The trace width for +3.3V\_RUN\_CARD should be 40MIL at least.
- 3). The GND trace for Media Card Socket should be 40MIL at least.





2.2uF cap is no more than 250mils away from the power pin and have a min trace width of 40mils.

0229-Sun\_Correct signal connection on Card reader connector pin




Title		
IEEE 1394 CONN		
Size	Document Number	Rev
	IM3 (XPS-Jolie)	2A
Date:	Friday, September 05, 2008	Sheet 41 of 59



# INTERNAL SPEAKER AMP


0315-Sun\_Improve Dynamic Range.  
0320-StegChange AC coupling to 10U/10V






0310-Sun\_Improve Dynamic Range.  
Add R597,R598 w/2.2K



0315-Sun\_Improve Dynamic Range.  
Pop C452,C455 to 330P




Layout Note:  
TPA 4411 : cannot connect EP to GND.  
The reason that we can't solder the pad to vdd or ground is because it is internally connected to VSS.




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

EMI Reserved




Layout Note:  
MAX9789A/TPA6040A : need to connect EP (exposed paddle) to GND.  
TPA 4411 : cannot connect EP to GND.  
MAX 4411: can connect EP to GND.



TPA6040A4  
QFN 32PIN

Layout Note:  
Place close to pin 18.

Layout Note:  
Place close TPA6040.




Layout Note:  
Place close pin 30.





Title AUDIO AMP		
Size	Document Number IM3 (XPS-Jolie)	Rev 2A
Date:	Friday, September 05, 2008	Sheet 43 of 59

# Headphone Jack



### Layout Note:


1. Use 50 ohm impedance for all trace.
2. Trace length matched to a tolerance of 9.8mm in order to keep the skew between signals less than 0.07ns.
3. The receive and transmit signals kept away from each other and other analog and clock signals to reduce crosstalk.



**Reserved EMI**  
RGMII RXCLK



0319-Sun\_Pop RGMII\_RXCLK capacitor w/33P for EMI



0616-Michael: Change net name connector to RGMII\_25MHz



0319-Sun\_Pop AC termination on PHY\_XTALI for EMI



0312-Sun\_Remove R74 on PHY\_XTALI



0709-Steg: Change QPN for L56 due to forbid material.



+3.3V\_PHY




0320-Steg: Add EMI capacitor on +3.3V\_RGMT & +3.3V\_PHY. (Place close to JP1/L56)



0311-Sun\_Add EMI capacitor on PHY\_ACTLED (Place close to CN20)




Auto-Negotiate 10/100/1000BASE-T




## TRANSFORMER

**Layout Note:**  
Route TRD+/- pairs with 100 ohm differential trace impedance.





## RJ-45 Connector

0314-Sun\_Change RJ45 LED power to +3.3V\_RMGT for EMI request



Title		
LAN SWITCH		
Size	Document Number	Rev
	IM3 (XPS-Jolie)	2A
Date:	Friday, September 05, 2008	Sheet 46 of 59








```
0904_Rick:Change PC111 value
form 0.022uF to 0.068uF for transient change
1020_Rick:Change PC111 type from
0.068uF 0402 to 0.15uF 0603
```


**WWW.AliSaler.Com**




Date: Thursday, October 23, 2008 Sheet 50 of 59

+1.5V\_DDR ○ → +1.5V\_DDR 15,16,47,56  
 +0.75V\_DDR\_VTT ○ → +0.75V\_DDR\_VTT 15,16,56  
 +1.1V\_RUN ○ → +1.1V\_RUN 5,7,8,9,11,12  
 V\_DDR\_MCP\_REF ○ → V\_DDR\_MCP\_REF 15,16

08/27 : Remove PJP20, PJP21, PR48(0 ohm)




(Note 1) Current Limiting Setting :  
 $R_{trip(Kohm)} = 100 * (I_{ocp} - 0.5 * I_{ripple}) * R_{ds(on)}$




08/27 : Add Zener Diode (PD12), PR173 and change PR184=68K, PR181=200K to fix +3.3V\_ALW glitch issue when adapter unplug


0916\_Rick:Change PC177 value from 0.1U to 1U



08/27 : Add PR209, PC196 for RC delay





08/27 : Remove 0 ohm (PR79)




0910\_Michael: Add Cap to RC delay for CPU BSEL issue


TON	PR185=237K
Frequency	300K




0311-Rick: Add PC187-PC192 for EMC




0709-Rick: Change PQ4 Value




0823\_Michael: Change Footprint from 87438-0531-5p-L to 87438-0531-5p-1-im3







### Reserve discharge path



### Reserve discharge path



### Reserve discharge path



Title			RUN POWER SW
Size	Document Number	Rev	
	IM3 (XPS-Jolie)	1A	
Date:	Tuesday, September 09, 2008	Sheet	56 of 59

